|   | 
Details
   web
Records
Author Loo, R.; Arimura, H.; Cott, D.; Witters, L.; Pourtois, G.; Schulze, A.; Douhard, B.; Vanherle, W.; Eneman, G.; Richard, O.; Favia, P.; Mitard, J.; Mocuta, D.; Langer, R.; Collaert, N.
Title Epitaxial CVD Growth of Ultra-Thin Si Passivation Layers on Strained Ge Fin Structures Type A1 Journal article
Year (down) 2018 Publication ECS journal of solid state science and technology Abbreviated Journal Ecs J Solid State Sc
Volume 7 Issue 2 Pages P66-P72
Keywords A1 Journal article; Plasma Lab for Applications in Sustainability and Medicine – Antwerp (PLASMANT)
Abstract Epitaxially grown ultra-thin Si layers are often used to passivate Ge surfaces in the high-k gate module of (strained) Ge FinFET and Gate All Around devices. We use Si4H10 as Si precursor as it enables epitaxial Si growth at temperatures down to 330 degrees. C-V characteristics of blanket capacitors made on Ge virtual substrates point to the presence of an optimal Si thickness. In case of compressively strained Ge fin structures, the Si growth results in non-uniform and high strain levels in the strained Ge fin. These strain levels have been calculated for different shapes of the Ge fin and in function of the grown Si thickness. The high strain is the driving force for potential (unwanted) Ge surface reflow during Si deposition. The Ge surface reflow is strongly affected by the strength of the H-passivation during Si-capping and can be avoided by carefully selected process conditions. (C) The Author(s) 2018. Published by ECS.
Address
Corporate Author Thesis
Publisher Electrochemical society Place of Publication Pennington (N.J.) Editor
Language Wos 000425215200010 Publication Date 2018-01-21
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 2162-8769; 2162-8777 ISBN Additional Links UA library record; WoS full record; WoS citing articles
Impact Factor 1.787 Times cited 5 Open Access OpenAccess
Notes Approved Most recent IF: 1.787
Call Number UA @ lucian @ c:irua:149326 Serial 4933
Permanent link to this record
 

 
Author Loo, R.; Arimura, H.; Cott, D.; Witters, L.; Pourtois, G.; Schulze, A.; Douhard, B.; Vanherle, W.; Eneman, G.; Richard, O.; Favia, P.; Mitard, J.; Mocuta, D.; Langer, R.; Collaert, N.
Title Epitaxial CVD growth of ultra-thin Si passivation layers on strained Ge fin structures Type P1 Proceeding
Year (down) 2017 Publication Semiconductor Process Integration 10 Abbreviated Journal
Volume Issue Pages 241-252
Keywords P1 Proceeding; Plasma Lab for Applications in Sustainability and Medicine – Antwerp (PLASMANT)
Abstract Epitaxially grown ultra-thin Si layers are often used to passivate Ge surfaces in the high-k gate module of (strained) Ge FinFET devices. We use Si4H10 as Si precursor as it enables epitaxial Si growth at temperatures down to 330 degrees C. C-V characteristics of blanket capacitors made on Ge virtual substrates point to the presence of an optimal Si thickness. In case of compressively strained Ge fin structures, the Si growth results in non-uniform and high strain levels in the strained Ge fin. These strain levels have been calculated for different shapes of the Ge fin and in function of the grown Si thickness. The high strain is the driving force for potential (unwanted) Ge surface reflow during the Si deposition. The Ge surface reflow is strongly affected by the strength of the H-passivation during Si-capping and can be avoided by carefully selected process conditions.
Address
Corporate Author Thesis
Publisher Electrochemical soc inc Place of Publication Pennington Editor
Language Wos 000426269800024 Publication Date 2017-10-17
Series Editor Series Title Abbreviated Series Title
Series Volume 80 Series Issue 4 Edition
ISSN 978-1-60768-821-1; 978-1-62332-473-5 ISBN Additional Links UA library record; WoS full record
Impact Factor Times cited Open Access Not_Open_Access
Notes Approved Most recent IF: NA
Call Number UA @ lucian @ c:irua:149965 Serial 4966
Permanent link to this record
 

 
Author Schulze, A.; Hantschel, T.; Dathe, A.; Eyben, P.; Ke, X.; Vandervorst, W.
Title Electrical tomography using atomic force microscopy and its application towards carbon nanotube-based interconnects Type A1 Journal article
Year (down) 2012 Publication Nanotechnology Abbreviated Journal Nanotechnology
Volume 23 Issue 30 Pages 305707
Keywords A1 Journal article; Engineering sciences. Technology; Electron microscopy for materials research (EMAT)
Abstract The fabrication and integration of low-resistance carbon nanotubes (CNTs) for interconnects in future integrated circuits requires characterization techniques providing structural and electrical information at the nanometer scale. In this paper we present a slice-and-view approach based on electrical atomic force microscopy. Material removal achieved by successive scanning using doped ultra-sharp full-diamond probes, manufactured in-house, enables us to acquire two-dimensional (2D) resistance maps originating from different depths (equivalently different CNT lengths) on CNT-based interconnects. Stacking and interpolating these 2D resistance maps results in a three-dimensional (3D) representation (tomogram). This allows insight from a structural (e.g. size, density, distribution, straightness) and electrical point of view simultaneously. By extracting the resistance evolution over the length of an individual CNT we derive quantitative information about the resistivity and the contact resistance between the CNT and bottom electrode.
Address
Corporate Author Thesis
Publisher Place of Publication Bristol Editor
Language Wos 000306333500029 Publication Date 2012-07-11
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 0957-4484;1361-6528; ISBN Additional Links UA library record; WoS full record; WoS citing articles
Impact Factor 3.44 Times cited 29 Open Access
Notes Approved Most recent IF: 3.44; 2012 IF: 3.842
Call Number UA @ lucian @ c:irua:100750 Serial 895
Permanent link to this record