Nano Home

NANOlab Center of Excellence literature database

Home |  Show All |  Simple Search |  Advanced Search
Quick Search:
1–1 of 1 record found matching your query (RSS):
toggle visibility
Search within Results:
Display Options:
Select All    Deselect All << 1 >>
List View
 | 
Citations
 | 
Details
   print
  Record Links
Author Beckers, A.; Thewissen, M.; Sorée, B. pdf  doi
openurl 
  Title Energy filtering in silicon nanowires and nanosheets using a geometric superlattice and its use for steep-slope transistors Type A1 Journal article
  Year (down) 2018 Publication Journal of applied physics Abbreviated Journal J Appl Phys  
  Volume 124 Issue 14 Pages 144304  
  Keywords A1 Journal article; Condensed Matter Theory (CMT)  
  Abstract This paper investigates energy filtering in silicon nanowires and nanosheets by resonant electron tunneling through a geometric superlattice. A geometric superlattice is any kind of periodic geometric feature along the transport direction of the nanowire or nanosheet. Multivalley quantum-transport simulations are used to demonstrate the manifestation of minibands and minibandgaps in the transmission spectra of such a superlattice. We find that the presence of different valleys in the conduction band of silicon favors a nanowire with a rectangular cross section for effective energy filtering. The obtained energy filter can consequently be used in the source extension of a field-effect transistor to prevent high-energy electrons from contributing to the leakage current. Self-consistent Schrodinger-Poisson simulations in the ballistic limit show minimum subthreshold swings of 6 mV/decade for geometric superlattices with indentations. The obtained theoretical performance metrics for the simulated devices are compared with conventional III-V superlatticeFETs and TunnelFETs. The adaptation of the quantum transmitting boundary method to the finite-element simulation of 3-D structures with anisotropic effective mass is presented in Appendixes A and B. Our results bare relevance in the search for steep-slope transistor alternatives which are compatible with the silicon industry and can overcome the power-consumption bottleneck inherent to standard CMOS technologies. Published by AIP Publishing.  
  Address  
  Corporate Author Thesis  
  Publisher American Institute of Physics Place of Publication New York, N.Y. Editor  
  Language Wos 000447148100011 Publication Date 2018-10-11  
  Series Editor Series Title Abbreviated Series Title  
  Series Volume Series Issue Edition  
  ISSN 0021-8979; 1089-7550 ISBN Additional Links UA library record; WoS full record; WoS citing articles  
  Impact Factor 2.068 Times cited 3 Open Access  
  Notes ; ; Approved Most recent IF: 2.068  
  Call Number UA @ lucian @ c:irua:154729UA @ admin @ c:irua:154729 Serial 5099  
Permanent link to this record
Select All    Deselect All << 1 >>
List View
 | 
Citations
 | 
Details
   print
toggle visibility
Save Citations:
Export Records:
Home CQL Search  |  Library Search  |  Show Record  |  Extract Citations Help